Gate array

Results: 1402



#Item
251Memory coherent FPGA extensions for Power 7 Delft June, 2013 H. Peter Hofstee IBM Austin Research Laboratory

Memory coherent FPGA extensions for Power 7 Delft June, 2013 H. Peter Hofstee IBM Austin Research Laboratory

Add to Reading List

Source URL: www.ce.ewi.tudelft.nl

Language: English - Date: 2013-06-24 08:13:26
252BLAS Comparison on FPGA, CPU and GPU Srinidhi Kestur† † John D. Davis‡

BLAS Comparison on FPGA, CPU and GPU Srinidhi Kestur† † John D. Davis‡

Add to Reading List

Source URL: research.microsoft.com

Language: English - Date: 2010-04-28 19:28:57
253BSE Electronic  www.xjtag.com Global EMS Provider Increases Productivity with XJTAG Boundary Scan

BSE Electronic www.xjtag.com Global EMS Provider Increases Productivity with XJTAG Boundary Scan

Add to Reading List

Source URL: www.xjtag.com

Language: English - Date: 2010-04-08 06:57:50
254Excerpt: Issue 4 | 2014  A quarterly publication providing insights on accelerating innovation for designers Synopsys Insight Prototyping Imagination’s PowerVR Series6XT

Excerpt: Issue 4 | 2014 A quarterly publication providing insights on accelerating innovation for designers Synopsys Insight Prototyping Imagination’s PowerVR Series6XT

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-01-08 09:15:32
255This is the author’s version of the work. The definitive work was published in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), New Dehli, India, October 12-1

This is the author’s version of the work. The definitive work was published in Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), New Dehli, India, October 12-1

Add to Reading List

Source URL: www12.informatik.uni-erlangen.de

Language: English - Date: 2014-11-24 07:07:57
256Performance analysis of OFDM modulation on indoor broadband PLC channels

Performance analysis of OFDM modulation on indoor broadband PLC channels

Add to Reading List

Source URL: www.springerplus.com

Language: English
257Success Story  Synopsys Professional Services Helps Phonak Establish Rapid Prototyping Flow for Ultra Low Power Designs

Success Story Synopsys Professional Services Helps Phonak Establish Rapid Prototyping Flow for Ultra Low Power Designs

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-11-07 12:40:02
258Who Ate My Battery? Why software engineers are the key to low power system design Jeremy Bennett, Embecosm Abstract Despite a decade of innovative development, and despite improvements in battery technology, a modern sma

Who Ate My Battery? Why software engineers are the key to low power system design Jeremy Bennett, Embecosm Abstract Despite a decade of innovative development, and despite improvements in battery technology, a modern sma

Add to Reading List

Source URL: www.embecosm.com

Language: English - Date: 2013-01-16 23:54:46
259The LWA-1 S60 System S. Ellingson∗, Q. Liu†, and J. Craig‡ Dec 21, 2010 (v.2) Contents 1 Introduction

The LWA-1 S60 System S. Ellingson∗, Q. Liu†, and J. Craig‡ Dec 21, 2010 (v.2) Contents 1 Introduction

Add to Reading List

Source URL: www.ece.vt.edu

Language: English - Date: 2012-10-24 15:36:20
260 Danville Signal dspblok™ 21369+fpga DSP & FPGA Module • Altera Cyclone III FPGA • Analog Devices ADSP-21369 • SHARC DSP Flash, SDRAM & EEProm Memory

 Danville Signal dspblok™ 21369+fpga DSP & FPGA Module • Altera Cyclone III FPGA • Analog Devices ADSP-21369 • SHARC DSP Flash, SDRAM & EEProm Memory

Add to Reading List

Source URL: www.danvillesignal.com

Language: English - Date: 2010-09-02 06:31:31